We describe a trigger supervisor, implemented in VMEbus hardware, which enables the host computer to dy-
Introduction Experiment E802 at BNL will study the complex spectra of particles produced in nucleus-nucleus interactions. The detector hardware required for this study is comprised of several detector subsystems (for tracking, particle identification, calorimetry, etc.) referred to as partitions.
Each of the detector partitions may contribute to the first-level trigger which initiates gating and digitization of some 5000 measurement parameters for each event. The trigger logic for up to 16 partitions is collected into one system, the Trigger Supervisor, which enables the host computer to dynamically control and monitor the trigger configuration for the experiment.
The Fig. 2 : Generation of X first-level decision in the partition X module to the backplane signal for the case of a coupled partition. This signal is used to generate the output gates for the X partition, using DELAYED EVENT STROBE distributed via the backplane to time the gates. DE-LAYED EVENT STROBE, used in this way, guarantees that the start of the gates at the output of any partition board varies not more than 1 nsec, independent of which trigger component initiated the event.
The details of the second-level veto are shown in Figure 4 . The X VOTE latch is set by the rising edge of X FIRST-LEVEL. The partition veto logic can clear this latch at any later time. X VOTE is wire-ORed on the backplane with votes from other coupled partitions to form SYSTEM VOTE. One ,usec after X/SYSTEM FIRST-LEVEL, SYSTEM VOTE is clocked into a set of latches which initiate the fast clear sequence or initiate the interrupts to the microprocessors (distributed via front panel outputs), depending on whether any votes are outstanding at this time.
Partition veto is supplied by a front panel input, X VETO, which is disabled whenever a trigger component labelled as a veto survivor has contributed to X FIRST LEVEL.
Great care has been taken in the implementation of the ECL wired-OR signals SYSTEM FIRST-LEVEL and SYSTEM VOTE developed and distributed on the backplane. Terminations at each end of the bus and Schottky diode clamps on the partition modules help achieve generally clean signals. In addition, the logic which uses these signals is designed to be insensitive to the trailing-edge glitches which result from the asynchronous release of the OR-bus by the participating drivers.
Computer Access to Supervisor functions Sixteen-bit registers on the Control module include the Coupled register, which determines which partitions are coupled, the Busy register, which allows microprocessors to determine which partitions are involved in an event, the Event Counter, a transaction counter for events involving coupled partitions, and Set-Clear Select, which serves as a mask for operations on the Busy register. There is also a Function byte which is used to set and clear selected busy bits. Address lines A05..A08 are used to define the partition board being selected. Hardware on the partition board compares these address lines with a 4 bit geographical address encoded in the P2 backplane. This comparison is only valid when accompanied by one of two partition enable signals generated by the address decoding logic on the control module. One of these is the SCALER SELECT signal which defines the access to the prescaler subspace of the partition address space. The PARTITION SELECT signal defines access to the miscellaneous (non-scaler) functions on the partition boards.
Summary and Status
A system has been described which allows the management of triggering conditions in an experiment where many detector subsystems are invlolved. The system is presently under construction, and is expected to be used in the experiment this Fall.
